Skip to content
UPEEC

JFET

Junction FETs are normally-on devices turned off by reverse-biasing the gate junction.

Intermediate
Comments 0

A JFET channel conducts at VGS=0V_{GS} = 0; making the gate more negative (N-channel) pinches the channel off at VGS(off)V_{GS(off)}:

ID=IDSS(1−VGSVGS(off))2I_D = I_{DSS}\left(1 - \frac{V_{GS}}{V_{GS(off)}}\right)^2

JFETs have very low noise and high input impedance, so they appear in audio preamps, instrumentation input stages and as simple constant-current sources.

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.