SystemVerilog Interfaces
Bundle related signals (e.g. an AXI bus) into one port with modports for each side.
Intermediate
Reduces wiring errors in large designs.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.