Skip to content
UPEEC

Packages

Share types, constants and functions across files (SystemVerilog `package`, VHDL `package`).

Intermediate
Comments 0

Keep register maps and state encodings in one place.

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.