Continuous Assignments
`assign y = a & b;` drives a net continuously — simple combinational logic and wiring.
Beginner
In VHDL, concurrent signal assignments play the same role.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.