Digital Design Concepts for HDL
Timing, clocking, resets and memory — the hardware ideas every HDL designer needs. Number systems, Boolean algebra, gates, combinational and sequential circuits, flip-flops, counters and FSMs have their own pages in Electronics → Digital Electronics.
This is an overview — pick a sub-topic below.
Sub-topics (8)
Pipelining
Split a long combinational path into stages separated by registers to raise clock frequency.
Clock Domains
Groups of logic driven by the same clock.
Timing Analysis
Check that every signal arrives within the clock period, accounting for logic, routing and clock skew.
Setup and Hold Time
Data must be stable for $t_{setup}$ before and $t_{hold}$ after the clock edge.
Metastability
A flip-flop sampling a changing input may hover between 0 and 1 before resolving randomly.
Clock-Domain Crossing
Safely transfer signals between unrelated clocks.
Reset Design
Synchronous vs asynchronous resets and how to release them safely.
Memory Inference
Write HDL in a pattern the synthesis tool maps to block RAM or distributed RAM.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.