Skip to content
UPEEC

Assertions

SystemVerilog Assertions (SVA) and PSL check temporal properties during simulation and formal proofs.

Advanced
Comments 0

assert property (@(posedge clk) req |-> ##[1:3] ack);

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.