Skip to content
UPEEC

Synthesis Constraints

Tell tools about clocks, I/O timing and exceptions (SDC/XDC).

Advanced
Comments 0

create_clock -period 10 [get_ports clk], set_input_delay, set_false_path. Wrong constraints = a design that passes timing but fails in hardware.

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.