Skip to content
UPEEC

SoC Integration

Connect CPUs, memories, accelerators and peripherals with standard buses (AXI, AHB, APB, Wishbone).

Expert
Comments 0

Plus address maps, interrupts, clocks/resets and software drivers.

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.