Clock-Tree Synthesis
Build a balanced buffer network that delivers the clock to every flip-flop with low skew.
Expert
A major part of ASIC physical design; FPGAs provide dedicated global clock networks.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.