Skip to content
UPEEC

Place and Route

Position each cell on the chip and connect them with routing while meeting timing.

Advanced
Comments 0

FPGA tools do this automatically; ASIC tools need floorplanning and careful power planning.

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.