Skip to content
UPEEC

JTAG Boundary Scan in Chips

Boundary-scan cells on each pin let testers control and observe I/O via JTAG.

Advanced
Comments 0

Defined by IEEE 1149.1; BSDL files describe each chip's cells.

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.