Skip to content
UPEEC

Floorplanning

Decide where major blocks, I/O and macros go on the die or FPGA.

Advanced
Comments 0

Good floorplans shorten critical paths and ease routing congestion.

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.