TL-Verilog
Transaction-Level Verilog: describes pipelines with timing abstraction; Makerchip runs it in the browser.
Advanced
Retiming a pipeline is a small edit instead of a rewrite.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.