Chisel
A hardware construction language embedded in Scala that generates Verilog.
Advanced
Powers Rocket Chip and BOOM RISC-V cores; strong parameterisation and generators.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.