SpinalHDL
A Scala-based HDL generating VHDL/Verilog, with built-in clock-domain safety checks.
Advanced
Used for the VexRiscv CPU.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.