Bluespec SystemVerilog
A high-level HDL based on guarded atomic rules; the compiler generates scheduling logic.
Expert
Open-sourced as bsc; used in RISC-V cores like Piccolo and Flute.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.