Skip to content
UPEEC

e Language and Specman

A verification language (IEEE 1647) for constrained-random testbenches, run by Cadence Specman.

Expert
Comments 0

Historically popular in large ASIC verification teams; UVM-SystemVerilog is now more common.

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.