Yosys
Open-source synthesis suite for Verilog — the heart of open FPGA and ASIC flows.
Intermediate
yosys -p "synth_ice40 -top top -json top.json" top.v
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.