Vivado Simulator
The simulator built into Vivado (XSim) supporting Verilog, SystemVerilog and VHDL.
Easy
Convenient for FPGA projects with Xilinx IP.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.