Surelog
A SystemVerilog parser and elaborator producing the UHDM data model for other tools.
Advanced
Lets open tools understand full SystemVerilog.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.