Skip to content
UPEEC

GHDL

Open-source VHDL simulator and synthesis front-end (with Yosys plugin).

Intermediate
Comments 0

ghdl -a design.vhd tb.vhd && ghdl -r tb --wave=out.ghw

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.