Setup and Hold Time

Data must be stable for $t_{setup}$ before and $t_{hold}$ after the clock edge.

Intermediate

Max frequency: $T_{clk} \ge t_{clk\to q} + t_{logic} + t_{setup}$ . Hold violations are fixed with added delay, not a slower clock.

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)