Reset Design
Synchronous vs asynchronous resets and how to release them safely.
Intermediate
Common practice: asynchronous assert, synchronous de-assert (reset synchroniser). Many FPGA designs reset only control logic, not datapaths.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.