Pipelining
Split a long combinational path into stages separated by registers to raise clock frequency.
Intermediate
Throughput becomes one result per clock; latency grows by the number of stages. CPUs, DSP filters and video pipelines rely on it.
Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.
Discussion (0)
Sign in or join free to ask questions and discuss this topic.