Skip to content
UPEEC

Propagation Delay

The time for a gate's output to respond after its input changes (typically 1–20 ns).

Easy
Comments 0

Delays add along a path and limit the maximum clock frequency; unequal paths cause glitches (hazards).

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.