Skip to content
UPEEC

volatile in Depth

`volatile` forces every access to really happen — for memory-mapped registers and variables changed by interrupts.

Intermediate
Comments 0

It does not make operations atomic or provide thread synchronisation. Pair with atomics or disabling interrupts for multi-byte shared data.

Spotted a mistake or want to add detail? Suggest an improvement — Content Contributors' edits are reviewed by editors before they go live.

Discussion (0)

Sign in or join free to ask questions and discuss this topic.